P27117.A05 BUR920030165US1

AMENDMENTS TO THE CLAIMS

Please **CANCEL** claims 1 - 11 and 19.

A copy of all pending claims and a status of the claims is provided below.

1.-11. (Canceled)

12. (Previously Presented) A method of generating a test pattern, comprising:

selecting a macro definition file defining at least one vector;

forming a control bit definition file configured to be added to the at least one vector;

creating a pattern definition file configured to selectively alter a portion of the at least one

vector;

creating a global definition file configured to alter the entire vector; and

combining the macro, control bit, pattern, and global definition files to form a final vector

to produce a final pattern.

13. (Original) The method of claim 12, further comprising repeating the final pattern in

accordance with a counter range.

14. (Original) The method of claim 12, further comprising forming setup vector files configured

to power-up a device under test.

15. (Original) The method of claim 12, further comprising forming stability vectors files

configured to stabilize a device under test between actual test signals.

P27117.A05 BUR920030165US1

16. (Original) The method of claim 12, further comprising outputting the final pattern to a device under test.

- 17. (Original) The method of claim 12, further comprising creating multiple final patterns and adding the multiple final patterns to one another.
- 18. (Previously Presented) The method of claim 17, further comprising at least one of overlapping, delaying, mixing, and offsetting at least two of the multiple final patterns.
- 19. (Canceled)